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Low-voltage organic transistors and inverters
with ultra-thin fluoropolymer gate dielectric
M. P. Walser,∗ W. L. Kalb, T. Mathis, and B. Batlogg
Laboratory for Solid State Physics, ETH Zurich, 8093 Zurich, Switzerland
We report on the simple fabrication of hysteresis-free and electrically stable organic field-effect tran-
sistors (OFETs) and inverters operating at voltages <1-2V, enabled by the almost trap-free interface
between the organic semiconductor and an ultra-thin (<20 nm) and highly insulating single-layer
fluoropolymer gate dielectric (Cytop). OFETs with PTCDI-C13 (N,N’-ditridecylperylene-3,4,9,10-
tetracarboxylicdiimide) as semiconductor exhibit outstanding transistor characteristics: very low
threshold voltage (0.2V), onset at 0V, steep subthreshold swing (0.1-0.2 V/decade), no hysteresis and
excellent stability against gate bias stress. It is gratifying to notice that such small OFET operating
voltages can be achieved with the relatively simple processing techniques employed in this study.
Organic electronics is expected to enable novel appli-
cations, such as large area electronics on flexible and
transparent substrates or printed intelligent identifica-
tion tags. The electrical current in OFETs is mainly
confined to the molecular layers in close proximity to an
adjacent insulating layer, the gate dielectric. A morpho-
logically and chemically ideal interface between semicon-
ductor and dielectric is free of charge carrier traps. How-
ever, charge transport and device stability are adversely
affected by imperfections and contaminants, in particular
by electrically active chemical groups, often related to
water1,2,3,4.
Of particular interest for organic electronics is the sim-
ple fabrication of organic thin-film transistors (OTFTs)
with low operating voltage and high operational stabil-
ity. High performance and low operating voltage have
been achieved by the fabrication of self-assembled molec-
ular monolayer5,6,7 and multilayer dielectrics8,9. Among
many novel polymeric dielectrics, such as cross-linkable
polymers10,11,12,13,14,15 and polymer blends16,17,18, fluo-
ropolymers are particularly promising to meet various
requirements: (i) excellent insulation (low gate leakage
currents at high electric fields), (ii) high capacitance per
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FIG. 1: (Color online) Organic inverters with an 19 nm thin Cytop
dielectric: (a) N-type PTCDI-C13 inverter with depletion load
and (b) a complementary PTCDI-C13/pentacene inverter. The
maximal gain (derivative of the static inverter characteristic) was
-4.5 for n-type PTCDI-C13 inverters and -80 for complementary
PTCDI-C13/pentacene inverters. Insets: Circuit layout of p- and
n-type transistor combination. Optical micrograph (colored): De-
vice geometry. Lower panels: The gate leakage current is less or
similar to 1 pA (forward scan shown).
unit area (simple and reproducible fabrication of very
thin and flat films), (iii) high chemical stability and high
water repellency (low interface trap-density, high oper-
ational stability and high mobility in combination with
both p- and n-type organic semiconductors). The com-
mercially available fluoropolymer Cytop (Asahi Glass
Japan) is an amorphous, optically transparent polymer
with a low permittivity (2.1) and has initially been used
as gate dielectric in OFETs by Veres et al.19. It is
highly water repellent and yields OFETs of very high
electrical quality and very high resistance against gate
bias stress20. Cytop is an excellent electrical insulator20,
which was also shown for very thin Cytop films, used as
gate insulator for pentacene TFTs21. Both p- and also
n-type OFETs have been demonstrated on a standard
SiO2 dielectric coated with a Cytop layer
22. The ab-
sence of hydroxyl groups and a very high water repellence
are preferable interface properties, particularly due to
the possibility of electron trapping at the interface by
hydroxyl groups1. Inorganic dielectrics with a polymer
coating or a SAM surface treatment are widely used to
fabricate low-voltage complementary inverters23,24,25.
In this study, we exploited both the highly desirable
chemical properties and the excellent insulating proper-
ties of ultra-thin Cytop films used as single-layer gate
dielectric. In contrast to prevailing assumptions on poly-
mer insulators in general, here we show that sub-20 nm
thin fluoropolymer gate dielectrics can provide for high
breakdown fields and low current leakage, even if spin-
coated over patterned and rather rough bottom gate
electrodes. We demonstrate organic thin-film transis-
tors (OTFTs) with excellent electrical characteristics and
with low operating voltage, enabling inverter operation
below 1-2V (Fig. 1). A few tenths of a volt (0.3-0.6V)
at the input (Vin) of an organic inverter are sufficient for
switching the output (Vout) between logic high (VDD) and
low signals (0V).
Prior to spin-coating the Cytop layer, we deposited
≈ 15 nm of Al at a rate of 0.5-2 A˚/s as bottom gate elec-
trode onto glass substrates. All metals and organic semi-
conductors were thermally evaporated through shadow
masks at a base pressure near 3×10−6mbar. For 18-
20 nm thin Cytop films, Cytop CTL-809M was dissolved
in CT-Solv.180 in the ratio ∼ 1:10, spin-coated onto the
patterned gate electrodes at 500 rpm for 10 s, then at
2000 rpm for 20 s, and afterwards dried on a hot plate
for 30min at each 55, 90 and 120 °C. Approximately
50 nm PTCDI-C13 and pentacene (Sigma Aldrich) were
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FIG. 2: (Color online) Performance of PTCDI-C13 TFTs with an
18 nm thin Cytop dielectric: (a) Schematic of the TFT geometry
used in this study. (b) Transfer characteristics for three typical
devices (saturation regime). The gate current is below 10 pA at
2MV/cm. Inset: The onset is essentially at 0V, the hysteresis is
extremely small (≈ 0.02V) and the subthreshold swing very steep
(0.1-0.2V/decade). (c) The threshold voltage is as low as 0.2V.
(d) Output characteristics are nearly ideal.
deposited at 0.05-0.3 A˚/s. Cr was used as top electrode
material and ≈ 40 nm were deposited at 0.3-1 A˚/s. The
sample was exposed to air for ∼ 1 h between the fabrica-
tion steps. The electrode geometry is optimized to incor-
porate sub-20nm thin Cytop dielectrics in place of much
thicker Cytop dielectrics (430-700nm)20,26, i.e. there is
no overlap of the gate (G) and source/drain (S/D) elec-
trodes where they are separated only by the dielectric
(metal-insulator-metal region). For PTCDI-C13 TFTs
(Fig. 2a), the capacitive G-S and G-D overlap has been
reduced to small stripes (≈ 20µm wide), by precise align-
ment of the shadow masks with specially designed depo-
sition equipment. The channel length L is 250µm and
the channel width W is 450µm. For inverters, L=50µm
and W=400µm (G-S/D overlap is ≈ 50µm). OTFT
characteristics were measured with a HP 4155A semi-
conductor parameter analyzer in a He atmosphere (O2,
H2O<0.6 ppm). The integration time was 20ms. The
capacitance and electrical insulating properties of Cy-
top films were measured for metal-insulator-metal (MIM)
structures consisting of a Cytop layer sandwiched be-
tween Al bottom and Cr top electrodes. Capacitance and
leakage current measurements were done in air, with an
Agilent 4192A impedance analyzer and an Agilent 4396B
high resistance meter.
Typical transistor characteristics from OTFTs with an
ultra-thin Cytop fluoropolymer dielectric and PTCDI-
C13 as semiconductor, are shown in Fig. 2b for three
FIG. 3: (Color online) Electrical stability of PTCDI-C13 TFTs:
(a) Threshold voltage shift ∆VT due to gate bias stress, for TFTs
with 18 nm thin and 120 nm thick Cytop gate dielectrics. (b) Re-
laxation after gate bias stress (no voltage applied).
devices (1-3). Particularly noteworthy are several
points: low operating voltage with onset at ≈ 0V, steep
subthreshold swing (0.1-0.2V/decade), essentially ideal
transistor characteristics and extremely small hysteresis,
i.e. forward and reverse scans are shown in all panels
of Fig. 2, but are indistinguishable. The threshold volt-
age (VT) was as low as 0.2V (Fig. 2c). The steep sub-
threshold swing, the vanishingly small hysteresis and the
low threshold voltage reveal the low interface trap den-
sity. The two-terminal mobility determined from transfer
characteristics was 0.14 - 0.16 cm2/Vs both for the lin-
ear (VDS=0.2V) and the saturation regime (VDS=3.2V).
Output characteristics, i.e ID at constant VGS, show lin-
ear current increase at low source-drain bias, i.e. ohmic
contact resistances, and good saturation at higher bias
(Fig. 2d).
The reduction of the gate dielectric thickness from a
few 100nm to less than 20nm results in a substantial
increase in the capacitance per unit area and thus in
much lower operating voltage. For the substrates of these
OTFTs, the measured capacitance per unit area was as
high as 100±5nF/cm2 (area 0.49±0.02mm2). Neverthe-
less, the gate leakage current at 2MV/cm is <10pA if
the TFT is operated in the saturation regime (Fig. 2b).
Devices of the same geometry and structure exhibit very
similar electrical characteristcs.
Spin-on Cytop intrinsically provides for a high re-
sistance against undesirable deterioration of the as-
fabricated transistor characteristics, particularly against
gate bias stress20,21,22,26. In the following we discuss the
electrical stability of PTCDI-C13 TFTs with an 18 nm
thin and for comparison, with an 120 nm thick Cytop
dielectric. The stressing experiment was started with
a relaxed device (no voltage applied for several hours).
Then, we applied a constant gate bias VG for uninter-
rupted time periods of 1, 9, ..., 9 000 and 20 000 s and
recorded the transfer characteristics in the linear regime
(VDS=0.2V) after each period. The threshold voltage
VT was determined from fits to straight lines according
to
ID =WL
−1µlinCi (VG − VT) VDS , (1)
where µlin denotes the two-terminal mobility. Fig. 3a
shows the shift ∆VT of the threshold voltage relative to
the inital value (0.35V for 18 nm and 2.6V for 120 nm
Cytop). The straight line indicates sublinear dependence
on the stress time t, i.e. ∆VT ∝ t
β with β ≈ 0.3. The
gate bias during stress periods was positive (electron ac-
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FIG. 4: (Color online) Performance of 19 nm thin Cytop di-
electrics: (a) Impedance Z versus frequency f measured on circular
MIM structures, used to determine the capacitance Ci per unit
area (b). (c) Leakage current versus electric field for devices as
shown in the optical micrographs (d,e) with Cr top electrode as
deposited (d), and (e,f) after electrical breakdown measurement.
(f) Magnification of (e), showing the uniform distribution of break-
down areas (dark spots).
cumulation), 2V for TFTs with an 18 nm thin dielectric,
and 15V for TFTs with an 120nm thick dielectric (drain
and source voltage were set to 0V), i.e. the electric field
applied to the dielectric was 1.1MV/cm for 18 nm and
1.25MV/cm for 120nm Cytop. Because the measure-
ment of the the transfer characteristic involves a gate
voltage sweep, its stressing effect is relevant for short
stress times, and the estimated effect is indicated by bars
in Fig. 3a. We find very small threshold voltage shifts
(TVSs) for both, 120 nm thick and 18 nm thin Cytop
dielectrics. The maximal TVS shown in Fig. 3a, is 0.55V
for 120nm (after 8.3 h) and as small as 0.014V for 18 nm
thin Cytop (after 2.8 h). The two-terminal mobility was
0.14 cm2/Vs for TFTs with 120 nm and 0.13 cm2/Vs for
TFTs with 18 nm Cytop. Stress measurements were car-
ried out in four-terminal configuration for 120nm Cytop.
The contact resistance for these top-contact devices was
1-2MΩ and did not change during gate bias stress. Fur-
ther studies will clarify the detailed mechanism giving
rise to the residual small TVS.
Given the essential role played by the dielectric layer,
we have further characterized the ultra-thin Cytop film
by impedance and leakage current measurements on
metal-insulator-metal (MIM) structures. The capaci-
tance was determined from impedance measurements
according to an equivalent RC circuit (Fig. 4a). Even
for sub-20 nm thin Cytop layers, the capacitance is es-
sentially frequency independent (Fig. 4b) and in agree-
ment with the value calculated from the geometry, i.e.
Ci = ε0εid
−1, where Ci is the capacitance per unit area,
εi =2.1 is the permittivity of Cytop and d is the thickness
of the insulating layer as measured with a surface step
profiler, averaged over several measurement points on the
same substrate (±1 nm). The high-frequency response
(f >1MHz) is dominated by a serial resistance (≈ 300Ω).
Fig. 4c shows the leakage current for four different devices
(1-4) on two substrates, measured with crossed electrodes
(Fig. 4d). The leakage current is well below 10 pA for
electric fields lower than 2MV/cm. For these devices,
the electrical breakdown occurred above 6MV/cm on
small spots uniformly distributed over the device area
(Fig. 4e, f).
In summary, this study shows that ultra-thin Cytop
fluoropolymer gate dielectrics can be successfully incor-
porated in the fabrication of OTFTs with very low oper-
ating voltage. OTFTs with such thin Cytop dielectrics
exhibit the same excellent electrical quality and stability
as OTFTs with much thicker Cytop dielectrics. These
sub-20nm thin polymer films form gate dielectrics with
high breakdown field and low current leakage, even if
spin-coated onto non-flat and rather rough gate elec-
trodes. Thus, the present method to increase the di-
electric capacitance and to reduce the OTFT operating
voltage significantly expands the options for practical
device design and fabrication, and is promising for other
material combinations.
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